Abstract
We demonstrate a 16GHz physical layer optical cache memory architecture for direct mapping
associativity, organized in four cache lines with every line being capable of storing two bytes of optical data. WDM
formatting of both the memory address and the optical data words is exploited, while the proposed design relies on the
interconnection of subsystems that comprise experimentally proven optical building blocks. The performance of the
optical cache is evaluated via physical layer simulations showing successful functionality both during Read and Write
operation. Going a step further and considering a higher capacity optical cache module, we present its impact when
performing with true processor workload benchmarks in Chip Multiprocessor configurations, employed as a L1 cache
shared among multiple cores. Its performance is compared with the conventional electronic CMP topology, where
dedicated L1 electronic caches and a shared L2 cache are used, showing that the use of optical 16GHz cache can lead to
performance speed-up up to 40% while reducing the cache total capacity requirements by 84%. With optical
interconnects having already resulted to high-bandwidth CPU-memory bus solutions, our optical cache architecture forms
a fully compatible system solution for bridging the gap between optically connected CPU-cache schemes and high-speed
optical RAM cell solutions.
© 2013 IEEE
PDF Article
More Like This
Cited By
You do not have subscription access to this journal. Cited by links are available to subscribers only. You may subscribe either as an Optica member, or as an authorized user of your institution.
Contact your librarian or system administrator
or
Login to access Optica Member Subscription